Abstract : A thorough analysis of the physical mechanisms involved in a vertical grounded-base NPN bipolar transistor (VGBNPN) under an ESD stress is first carried out by using 2D-device simulation, square pulse measurement (TLP) and photoemission experiments. As a result, we propose a compact model using a new physics-based avalanche formulation. This allows reproducing the unexpected low value of the VGBNPN snapback holding voltage under a TLP stress.
Introduction
The number of the VLSl Integrated Circuits design failures due to ESD is increasing with the complexity of the technologies and their shrinking. To be able to tend towards "a first pass success" design, a predictive design methodology taking into account the ESD problem at an early stage of a project is required. The availability of an ESD protection library including both layouts and electrical models is part of the solution. Most of the publications related to ESD modeling concerns the grounded-gate NMOS ESD protection structure, which involves the parasitic lateral bipolar transistor in CMOS technologies [ 11 [2] , and very few are dedicated to smart power technologies and their vertical grounded-base bipolar ESD protection structure [3] [4] . In this paper, we propose to give a thorough analysis of the physical mechanisms involved during an ESD stress in a vertical grounded-base bipolar ESD protection structure from a smart power technology. To get a deep insight into the high current mechanisms, we use 2D-device simulation as well as TLP measurement, failure analysis and photoemission experiment. The results of this analysis support the development of a new avalanche generation model and provide a physics-based compact model for the vertical grounded-base bipolar transistor as an ESD protection structure.
The Vertical Grounded-Base NPN (VGBNPN)
The considered technology is a 65V smart power technology. It combines a P-well CMOS technology with a variety of optimized vertical and lateral biDOlar transistors 0-7803-6384-1 /00/$10.00 2000 IEEE 28 as well as both vertical and lateral DMOS power devices. Figure 1 gives the electrical schematic and cross-section of the VGBNPN used as an ESD protection structure in this technology. The triggering of the VGBNPN occurs when the voltage on the collector electrode reaches the basecollector breakdown voltage. The resulting avalanche current flowing through the internal base resistance then forward-biases the base-emitter junction and triggers on the npn bipolar transistor. Once the npn turns on, the avalanche and bipolar effects combine resulting in the decrease of the collector voltage down to the snapback holding voltage. This structure provides a very good ESD robustness ranging from 3.5kV to more than 10kV under HBM stress and from 700V to 1300V under MM stress. Such good performance is achieved according to layout variations and combination with other circuit elements (Zener diode, resistor ...) and has motivated the addition of this protection structure to the ESD protection library of the technology.
II. Analysis of the physical mechanisms involved during an ESD stress
In addition to the HBM and MM ESD testing, TLP (Transmission Line Pulse) measurement is performed to get additional information on dynamic electrical behavior of the structure such as : trigger voltage and current, snapback voltage, on-state resistance. This method uses a transmission line to generate current pulses comparable to HBM discharge in terms of rise time (2-1Ons), pulse duration (-12017s) and amplitude (several amperes).
The most striking feature of this measurement which is presented in figure 2 , is that the resulting snapback holding voltage is much lower than the measured BVcEo voltage : it is 25V whereas BVcEo is 32V. It was first checked on several structures that this was not related to a measurement artefact. 2D-device simulations were then performed with ATLAS [5] to try to reproduce this unexpected behavior. Despite of a careful simulator calibration, it was not possible to reach such a strong snapback although the BVcEo voltage value is perfectly retrieved in DC simulation. This discrepancy could possibly be attributed to the inaccuracy of the avalanche model. Indeed, using hydrodynamic models which are more appropriate for this high energy phenomenon, a significant improvement in the measurementkimulation agreement is achieved. Anyway, a deep analysis of the simulated results provides an understanding of the most likely reasons of the strong snapback behavior.
The analysis of the electric field at the base-collector junction right below the emitter (figure 3) shows the socalled Kirk effect [ 6 ] which appears when the current density exceeds the critical value Jo=qv,ND, ND being the collector doping and v, the carrier saturation velocity. As indicated in figure 3, this critical value is reached for t=0.7ns just before the VGBNPN snaps back at t=0.8ns.
The analysis of the corresponding impact ionization rate responsible for the VGBNPN turn-on confirms the Kirk effect. Indeed, although the avalanche generation is initiated at the cylindrical base-collector junction facing the collector contact, its maximum rate rapidly moves to the N/N+-buried layer boundary (figure 4). The value of the snapback holding voltage can be lower than the BVcEo voltage value since the latter is related to an avalanche current generated by the cylindrical base-collector junction with a reference doping of No whereas the former is related to a planar junction with an effective doping Ne+ND. In the collector region, this effective doping results from the current dependent build-up of a minority-carrier space IEEE BCTM 1.2 charge down to the highly doped buried layer. The impact ionization rate then directly depends on the collector current and can be very large because of the resulting regenerative effect. This electricallv initiated mechanism is the one involved in the second breakdown of bipolar power devices [7] due to the resultina local heating. However, the relatively short duration of the ESD stress (-1501-1s) does not induce a significant heating and the previously described effect is very beneficial to the device since a lower snapback holding voltage leads to a lower power dissipation. This theoretical explanation was validated by photoemission experiments which show the locus of impact ionization moving from the corners (figures 5.a and b) of the base-collector junction to underneath the emitter (figure 5.c), when going from a current at the onset of snapback (5mA) to a stronger current (1 A) in the snapback mode. The photoemission is so strong that, although the emitter metallization covers it, it diffuses at its edge. A backside implemented by using respectively an arbitrary controlled voltage source and a diode.
photoemission experiment currently under preparation should show this physical phenomenon more clearly. A failure analysis performed with the Focus Ion Beam (FIB) technique confirmed that the failure actually occurs at a location deep below the emitter where the simulation showed both a high current density and a high electric field PI. 
Compact modeling of the VGBNPN
The vertical NPN transistor is part of the considered technology library, but its classical Gummel-Poon model does not include the high current regime of the ESD device. Therefore, our modeling approach consists of creating a macromodel by adding some external circuit elements to the standard model. The advantages of this strategy are the reduced characterization of the device, since only high current parameters are needed, and its easy implementation within a SPICE-like simulator. A simplified electrical schematic of the VGBNPN macromodel is given in figure 6 .
Before giving a detailed description of the VGBNPN ESD model, let us briefly remember its trigger mechanism : when a positive discharge occurs on the collector, the hole current resulting from the avalanche breakdown of the base-collector junction flows through the internal base resistance and forward-biases the base-emitter junction. Then the NPN transistor tums on.
In this way, the avalanche current is modeled by an arbitrary controlled current source between base and collector electrodes. The base resistance must be in the path of the avalanche current. It is then removed from the NPN intrinsic model and added externally between the base and emitter electrodes. To take into account the conductivity modulation effects, the base resistance is made variable. In the same way, the junction capacitances are removed from the NPN model and implemented as shown on the figure 6. No basic SPICE circuit element can model such variable resistance or non-linear capacitance. Therefore, they are Regarding the avalanche current source, its expression depends on the collector current as follows [4] :
where M is the avalanche multiplication coefficient and k, , a fitting parameter.
The expression generally used for M is the Miller empirical formula [9] which has the drawback of inducing convergence problems when the voltage reaches the avalanche breakdown voltage. Two actions are conducted to bypass this problem. On the one hand, the avalanche current is expressed as a function of the total current I , , , entering the collector electrode :
On the other hand, the chosen expression for M has continuous values over the whole range of voltages and then eases the simulation convergence. Indeed, it was demonstrated above that in the case of the VGBNPN, the avalanche current is mostly generated by a planar junction located at the N/N'-buried layer boundary. This is a relatively simple theoretical case and we have chosen to extract M from the exact resolution of the ionization integral [ l o ] which is the following :
where A, and A, are constants involved in the expression of the ionization coefficients for electrons and holes 191, respectively, Neff the effective doping of the collector, and V the collector-base voltage. Moreover, we checked with 2D-device simulation that the heating of the device during an ESD stress could be considered as adiabatic. Indeed, the only region going through a temperature increase is a 10pm diameter region deep below the emitter which is actually the location of the final failure. As a consequence, no electrothermal model was implemented in the ESD compact model. Taking into account those different solutions, we no longer face any simulation convergence problems.
Using this macromodel, a very good correlation is achieved between measured and simulated data for both DC (low current) and dynamic regime (figure 7). 
IV. Modeling validation
Finally, we use it as a useful tool for the design optimization of a two-stage ESD protection circuit (figure 8) for a CMOS inverter input where the VGBNPN is the primary device and a Zener diode the secondary one. C o n c l u s i o n : A very detailed analysis of the mechanisms involved during an ESD stress in a vertical grounded-base NPN bipolar transistor is proposed. It highlights that a mechanism of impact ionization resulting from the high current density flowing in the structure provides a good ESD robustness. Moreover, it explains particular features such as a snapback holding voltage being much lower than expected. This deep insight into the physics of ESD stress was very helpful for proposing a new avalanche current model based on the resolution of the ionization integral for the planar junction. This new model lEEE BCTM 1. 2 offers good convergence as well as good prediction of the ESD behavior. 
